This issue is more prevalent for user code written to manipulate the stack. SMC: invalid data might be fetched while accessing Flash in VLP modesĮRR006939: Core: Interrupted loads to SP can cause erroneous behaviorĭescription: Arm Errata 752770: Interrupted loads to SP can cause erroneous behavior SMC: An asynchronous wakeup event during VLPS mode entry may result in possible system hang scenario. RTC: Timer Alarm Flag can assert erroneously SCG: Corrupted status when the system clock is switching. This report applies to mask 0N33V for these products: Įrratum ID ERR006939 ERR009004 ERR009005 ERR006940 ERR011543 ERR050443ĮRR011097 ERR011089 ERR010716 ERR010777 ERR011063Įrratum Title Core: Interrupted loads to SP can cause erroneous behavior Core: ITM can deadlock when global timestamping is enabled Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Core: VDIV or VSQRT instructions might not complete correctly when very short ISRs are used FlexCAN: Nominal Phase SJW incorrectly applied at CRC Delimiter FlexCAN: Receive Message Buffers may have its CODE Field corrupted if the Receive FIFO function is used in Classical CAN mode (CAN 2.0 version B) FTM: Safe state is not removed from channel outputs after fault condition ends if SWOCTRL is being used to control the pin LPSPI: Command word not loaded correctly when TXMSK=1 LPSPI: In Continuous transfer mode with CPHA =1, WCF bit is not set for every word. S32K142 0N33V NXP Semiconductors Mask Set Errata
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |